

DIGITAL COMMUNICATIONS SYSTEM

Patent Number: WO8404437
Publication date: 1984-11-08
Inventor(s): BELLAMY CLIFFORD (AU); CLARKE NEIL (AU); GORDON PETER (AU); HEALE KEITH (AU); MILLER PATRICK (AU); TRELOAR BARRY (AU)
Applicant(s):: UNIV MONASH (AU)
Requested Patent: ☐ WO8404437
Application Number: WO1984AU00072 19840430
Priority Number (s): AU19830009118 19830429
IPC Classification: H04L5/14 ; G06F3/04
EC Classification: H04L25/49M3B, H04L12/413
Equivalents: ☐ EP0148191 (WO8404437)

Abstract

A local area network data communications system of the type providing communication between at least a pair of computer devices interfaced with associated communication nodes (52), said nodes including a transceiver (50, 51) wherein said nodes are commonly connected to a pair of communication lines (53, 54), said lines extending throughout the local area network, said lines carrying transmitted signals, each node being adapted to transmit or receive said data to and from said lines.


Data supplied from the esp@cenet database - I2



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ³ : H04L 5/14; G06F 3/04	A1	(11) International Publication Number: WO 84/ 04437 (43) International Publication Date: 8 November 1984 (08.11.84)
<p>(21) International Application Number: PCT/AU84/00072</p> <p>(22) International Filing Date: 30 April 1984 (30.04.84)</p> <p>(31) Priority Application Number: PF 9118/83</p> <p>(32) Priority Date: 29 April 1983 (29.04.83)</p> <p>(33) Priority Country: AU</p> <p>(71) Applicant (for all designated States except US): MONASH UNIVERSITY [AU/AU]; Wellington Road, Clayton, VIC 3168 (AU).</p> <p>(72) Inventors; and</p> <p>(75) Inventors/Applicants (for US only) : BELLAMY, Clifford [NZ/AU]; 16 Embling Road, Malvern., VIC 3144 (AU). CLARKE, Neil [AU/AU]; 19 Springfield Avenue, East St. Kilda, VIC 3182 (AU). GORDON, Peter [AU/AU]; 118 Mast Gulley Road, Ferny Creek, VIC 3786 (AU). HEALE, Keith [AU/AU]; 4 Irymple Avenue, Glen Iris, VIC 3146 (AU). MILLER, Patrick [US/AU]; 1 Amesbury Court, Mt. Waverley, VIC 3149 (AU). TRELOAR, Barry [AU/AU]; 105 Warrigal Road, Surrey Hills, VIC 3127 (AU).</p>	<p>(74) Agent: EDWD. WATERS & SONS; 50 Queen Street, Melbourne, VIC 3000 (AU).</p> <p>(81) Designated States: AT (European patent), AU, BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent), US.</p> <p>Published With international search report.</p>	

(54) Title: DIGITAL COMMUNICATIONS SYSTEM



(57) Abstract

A local area network data communications system of the type providing communication between at least a pair of computer devices interfaced with associated communication nodes (52), said nodes including a transceiver (50, 51) wherein said nodes are commonly connected to a pair of communication lines (53, 54), said lines extending throughout the local area network, said lines carrying transmitted signals, each node being adapted to transmit or receive said data to and from said lines.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KR	Republic of Korea
AU	Australia	LI	Liechtenstein
BE	Belgium	LK	Sri Lanka
BG	Bulgaria	LU	Luxembourg
BR	Brazil	MC	Monaco
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SD	Sudan
FR	France	SE	Sweden
GA	Gabon	SN	Senegal
GB	United Kingdom	SU	Soviet Union
HU	Hungary	TD	Chad
JP	Japan	TG	Togo
KP	Democratic People's Republic of Korea	US	United States of America

DIGITAL COMMUNICATIONS SYSTEM
BACKGROUND OF THE INVENTION

The present invention relates to a system of
5 communication with between at least two computers devices
and more particularly a digital data communication system
incorporating one or more communication bus adaptors
consisting of two or more micro-processors and communication
interfaces to the bus pathway and to serial communication
10 lines to terminals, computers and to remote bus adaptors
forming part of the other local networks.

In the field of local area computer networks a broad
class of networks use a common communication bus to connect
several communicating entities called nodes in the manner
15 disclosed in U.S. Patent Specification 4063220 assigned
to Xerox Corporation. A feature of such a network is that
a message transmitted by any node onto the common bus can
be received by every other node. It is necessary to devise
a method for regulating and controlling the use of the
20 common bus by competing nodes (bus access method). Many
methods have been described for example, token passing
method or polling method; the one with which the invention
is concerned is a method generally known as the "Carrier-
sense Multiple Access with Collision-detection" method,
25 abbreviated to "CSMA-CO". The essential features of CSMA-CO
are:

1. Before transmitting, each node monitors the
state of the bus. A node begins to transmit only if the
bus is sensed to be idle.
- 30 2. While transmitting a node tests the signal on
the bus to detect interference from other nodes. This can
occur if two or more nodes begin transmitting almost
simultaneously. When this happens a "collision" is said to
have occurred; i.e. two (or more) messages have "collided"
35 on the bus.
3. After a collision all transmitting nodes stop
transmitting and a back-off algorithm then determines which



of them should start again. We are not concerned with the details of this algorithm, many of which have been devised.

4. It is possible that another collision will occur on the second attempt to transmit the message. If it does, the nodes stop, back-off, and go through the cycle again. The back-off algorithm must be designed so that the cycle does not repeat continuously.

The Carrier-sense Multiple-access method imposes certain requirements on the encoding and decoding sections of the transmitters and receivers used in the nodes:

1. The receiver must be able to process both the transmissions from nearby nodes (large signal amplitude), and the most distant nodes on the bus (small signal amplitude); i.e. the receiver is required to have adequate dynamic range.
2. In order to detect collisions the receiver must be able to detect a distant (weak) signal in the presence of a strong signal.
3. It is desirable that the receiver be able to detect unequivocally whether the bus is busy or idle.

OBJECTS OF THE INVENTION

1. A principal objective of the present invention is the simple recovery of a timing reference signal (received clock) in a receiver;
2. The simple and unambiguous recovery of received data;
3. The operation of the receiver is not affected by the polarity of the received signal; (i.e. the two wires of a balanced medium such as a twisted-wire pair can be reversed without affecting the ability of the receiver to operate);
4. Detection of collisions is very fast (within a few bit times), and does not require comparison of transmitted and received signals;
5. To provide a receiver which needs no preamble signal on which to synchronize;
6. Most of the energy in the transmitted signal



is contained in a relatively small bandwidth of frequency. This is important with transmission media such as twisted-wire pairs which are characterized by an attenuation function which increases fairly rapidly with increasing
5 frequency;

7. The transmitted signal has not direct current components. This allows transformer-coupling between the nodes and the bus.

10 SUMMARY

A local area network data communications system of the type providing communication between at least a pair of computer devices interfaced with associated communication nodes 52, said nodes including a transceiver 50, 51,
15 wherein said nodes are commonly connected to a pair of communication lines 53, 54, said lines extending throughout the local area network, said lines carrying transmitted signals, each node being adapted to transmit or receive said data to and from said lines.

20 More specifically one communication line carries binary one signals and the other line carried binary zero signals.

In one aspect of the invention the data communication lines include non-interacting twisted wire
25 pairs, as a pair of co-axial or twin-axial cables.

The nodes perform the encoding of benary data into a form suitable for transmitting on the communication lines having equal signal capacity as bandwidth, and the decoding of data received from both lines.

30 The line coding method of the present invention does not require a "preamble" thus representing a saving in overheads particularly with short messages.

The two communication lines which are preferably balanced such as a twisted wire pair can be reversed without
35 affecting the ability of the receiver or transmitter to operate.

In a further aspect of the invention the nodes include means to detect and signal the existence of



simultaneous signal pulses on both lines thereby indicating a collision, and means to retransmit data after a predetermined delay.

5 BRIEF DESCRIPTION OF DRAWINGS

Figure 1 is a schematic block diagram showing cable pairs and node connections.

Figures 2 and 4 are a schematic diagram of a transmitter and receiver in a node respectively.

10 Figures 3 and 5 show pulse diagrams.

DESCRIPTION OF SPECIFIC EMBODIMENT

Each node 52 is connected to non-interacting cables 53 and 54. The cables may be twisted pairs, co- or twin-
15 axial cables.

Each node is controlled by one or more micro processors (not shown) to manage the storage of data in the node, the sequencing of packets of data and the control of the transmitter and receiver sections. For example, when
20 a collision is indicated a node micro-processor is intercepted and a re-transmission procedure is commenced according to a program executed by the micro-processor.
Transmitter in the node.

Inputs to the transmitter 50 are a clock signal,
25 serial non-return-to-zero (NRZ) binary data synchronous with the clock signal, and optionally an enable signal.

The timing reference or clock signal is a symmetrical square wave signal of period T seconds whose positive transitions delimit each serial data bit; i.e.
30 the data signal only changes state on positive transitions of the clock. Thus the clock signal is HIGH for the first half (T/2 seconds) of each data bit period and LOW for the second half.

The serial data signal as constituted by any
35 arbitrary sequence of binary ones and zeros.

As shown in Figure 2 the transmitter comprises two main sections: a ONES section 2,4 and 6, and a ZEROS section 3,5 and 7. The two sections are very similar.

The HIGH level pulse of width T/2 occurs at the



output of gate 2 when the input data is HIGH. This is called a ONES pulse. For the duration of each ONES pulse the line-driver 6 is enabled and drives a signal onto the ONES line of the bus via transformer winding 8a.

5 The ZEROS section of the transmitter operates in similar fashion when the input data is LOW. Input data passes through inverter 1 to gate 3 where it is combined with the clock signal to form a HIGH level pulse of width $T/2$ for each ZERO bit in the data. These are called ZEROS
10 pulses, and they enable line-driver 7 which drives the ZEROS line via transformer winding 9a. During the second half of each bit period the ZEROS line is not driven. The polarity in which the line-driver 7 drives the ZEROS line depends on the state of flip-flop 5. This T type flip-flop
15 reverses the output state on the trailing edge of each ZEROS pulse, and thereby causes the sequence of pulses on the ZEROS line to alternate in polarity. This is illustrated in Figure 3. Asynchronous set and reset inputs to flip-flop 5 are driven from the receiver with signals RECEIVED
20 NEGATIVE ZERO and RECEIVED POSITIVE ZERO respectively. These ensure that at the start of a transmission the ZEROS pulse output by the transmitter is opposite in polarity to the last ZEROS pulse appearing on the ZEROS line (regardless of the source of the previous transmission).

25 Receiver in the node.

The receiver 51 shown in Figure 4 comprises three main sections: a ONES section 10, 11, 12 and 13, a ZEROS section 16, 17, 18 and 19, very similar to the ONES section, and an output section 14, 15 and 20 through 25 in which
30 signals recovered in the two preceding sections are processed in various ways to produce the required outputs.

Input signals to the receiver are RECEIVED ONES (a ternary signal coupled from the ONES line by transformer winding 8b), and RECEIVED ZEROS (likewise a ternary signal
35 but coupled from the ZEROS line by transformer winding 9b).

Primary output signals from the receiver are RECEIVED CLOCK, RECEIVED DATA, and COLLISION. Secondary



outputs from the receiver (used by the transmitter) are RECEIVED POSITIVE ONE, RECEIVED NEGATIVE ONE, RECEIVED POSITIVE ZERO, and RECEIVED NEGATIVE ZERO.

5 In the ONES section, received ONES which may have suffered attenuation and dispersion during transmission over the bus, are first amplified in a limiting differential amplifier 10. The output signal from amplifier 10 is still in basically a ternary form, i.e. alternating positive and negative polarity pulses around a reference level. Output
10 pulses from the amplifier pass to comparator 11 which has balanced thresholds for detecting both positive and negative pulses. The output from comparator 11 changes from LOW to HIGH only when the output of amplifier 10 goes more positive than the positive threshold, and likewise changes
15 from HIGH to LOW when the output of amplifier 10 goes more negative than the negative threshold. The output from comparator 11 drives signal edge-detection circuitry 12 which produces a short positive pulse on each transition of its input waveform (both HIGH to LOW and LOW to HIGH
20 transitions). These pulses trigger monostable multivibrator 13 whose monostable period typically is set to a value between $0.3T$ and $0.5T$, where T is the period of one bit time. Thus the signal appearing at the output of multivibrator 13 is a reconstructed binary ONES signal. The out-
25 put of 13 is combined with the output of comparator 11 in gates 14 and 15 to form the secondary output signals RECEIVED POSITIVE ONE and RECEIVED NEGATIVE ONE which are used by the encoder.

30 In the ZEROS section received ZEROS are similarly amplified by amplifier 16 and compared with fixed thresholds in comparator 17. The transition of comparator 17 output signal are extracted by edge detection circuit 18 and used to trigger monostable multivibrator 19 which is set to the same period as multivibrator 13. The signal RECEIVED ZEROS
35 at the output of multivibrator 19 is passed to the output section and is also combined with the output of comparator 17 in gates 20 and 21 to form the secondary output signals



RECEIVED POSITIVE ZERO and RECEIVED NEGATIVE ZERO used by the transmitter.

In the output section the binary signals RECEIVED ONES and RECEIVED ZEROS are combined in various ways to
5 produce the required outputs.

In gate 22 RECEIVED ONES and RECEIVED ZEROS are logically OR'ed together to recover the RECEIVED CLOCK signal.

Cross-coupled gates 23 and 24 form a set-reset flip-
10 flop. RECEIVED ONES is the set input, RECEIVED ZEROS the reset input, and RECEIVED DATA is the output.

During a valid transmission, only one of RECEIVED ONES and RECEIVED ZEROS can be HIGH at any instant of time. If both signals are HIGH this condition is detected by gate
15 25 and signalled as COLLISION.



THE CLAIMS DEFINING THE INVENTION ARE AS FOLLOWS:

1. A local area network data communications system of the type providing communication between at least a pair
5 of computer devices interfaced with associated communication nodes 52, said nodes including a transceiver 50, 51, wherein said nodes are commonly connected to a pair of communication lines 53, 54, said lines extending throughout the local area network, said lines carrying transmitted signals, each
10 node being adapted to transmit or receive said data to and from said lines.
2. A system as claimed in claim 1 wherein one communication line carries binary one signals and the other
15 line carries binary zero signals.
3. A system as claimed in claim 1 or claim 2 wherein the data communication links include non-interacting twisted wire pairs, as a pair of co-axial or twin-axial cables.
20
4. A system as claimed in claim 1, 2 or 3 wherein the communication nodes perform the encoding of binary data into a form suitable for transmitting on the communication lines having equal signal capacity or bandwidth, and the
25 decoding of data received from both lines.
5. A system as claimed in claim 3 wherein the communication lines include a twisted wire pair which are reversable in polarity without affecting the ability of
30 the receiver or transmitter to operate.
6. A system as claimed in claim 2 wherein the communication nodes include means to detect and to signal the existence of simultaneous signal pulses on both lines
35 thereby indicating a collision, and means to retransmit data after a predetermined delay.







Figure 1






Figure 3




Figure 4.




Figure 5.



INTERNATIONAL SEARCH REPORT

International Application No PCT/AU84/00072

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) *		
According to International Patent Classification (IPC) or to both National Classification and IPC		
Int. Cl. ³ H04L 5/14, G06F 3/04		
II. FIELDS SEARCHED		
Minimum Documentation Searched *		
Classification System	Classification Symbols	
IPC	H04L 5/14, G06F 3/04	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched *		
AU : IPC as above		
III. DOCUMENTS CONSIDERED TO BE RELEVANT 14		
Category *	Citation of Document, 15 with indication, where appropriate, of the relevant passages 17	Relevant to Claim No. 18
P	EP, A, 0093623 (XEROX CORPORATION) 9 November 1983 (09.11.83) See page 1, line 17 to page 3 line 20; page 5 lines 17-20	(1, 3-6)
P	DE, A, 3142683 (HUBERT) 11 May 1983 (11.05.83)	(1)
P	JP, A, 58-146145 (TOKYO SHIBAURA DENKI KK) 31 August 1983 (31.08.83) (JAPATIC English Language Abstract)	(1)
X,Y	AU, A, 10581/83 (RACAL MILGO LIMITED) 18 August 1983 See page 1A, lines 1-7; page 4, lines 36-38; page 8, line 28 to page 11, line 24. (& GB, A0,8301920 published 23 February 1983 (23.02.83))	(1, 3-6)
X,Y	AU, A, 84404/82 (AMERICAN STANDARD INC.) 20 January 1983 (20.01.83)	(1,4)
X,Y	US, A, 4320502 (DE VEER) 16 March 1982 (16.03.82) See multiline bus 60, 62 of Fig 4.	(1, 3-5)
X,Y	US, A, 4282512 (BOGGS ET AL) 4 August 1981 (04.08.81) See column 3, lines 14-33	(1, 3-5)
X,Y	US, A, 3886524 (APPELT) 27 May 1975 (27.05.75) See column 1, lines 9-19 Table 1	(1, 3-5)
(Continued)		
<p>* Special categories of cited documents: 16</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date.</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"A" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search *	Date of Mailing of this International Search Report *	
28 June 1984 (28.06.84)	05-07-84 5, JULY 1984	
International Searching Authority *	Signature of Authorized Officer 20	
AUSTRALIAN PATENT OFFICE	A. S. MOORE A. A. Moore	

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)		
Category *	Citation of Document, ¹⁶ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No ¹⁸
Y	US, A, 4377852 (THOMPSON) 22 March 1983 (22.03.83) See colum 10, lines 64-69	(1)
Y	US, A, 4149238 (JAMES et al) 10 April 1979 (10.04.79)	(1)
Y	GB, B, 1168476 (BRITISH TELECOMMUNICATION RESEARCH LIMITED) 29 October 1979 (29.10.79) See page 1, lines 16-18; page 2, lines 41-45	(1, 3-5)
A	US, A, 4063220 (METCALFE ET AL) 13 December 1977 (13.12.77)	(1,6)
A	US, A, 4099024 (BOGGS ET AL) 4 July 1978 (04.07.78)	(1,6)

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON
INTERNATIONAL APPLICATION NO. PCT/AU PCT/AU84/00072

This Annex lists the known "A" publication level patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent Document
Cited in Search
Report

Patent Family Members

AU 10581/83	DK 435/83	EP 86577	FI 830415
	GB 2114858	JP 58147260	NO 830393

AU 84404/82	BR 8203678
-------------	------------

US 4320502	AU 44122/79	CH 638912	DE 2901762
	ES 477456	FR 2418494	GB 2015217
	JP 54112105	JP 58044561	SE 7901517

US 4282512	CA 1160308	EP 33665	EP 87664
	JP 56122549		

US 3886524	DE 2448212	FR 2248554	GB 1487953
	JP 50068626		

US 4149238	CA 1095604
------------	------------

CONTINUED

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON
INTERNATIONAL APPLICATION NO. PCT/AU PCT/AU84/00072 (CONTINUED)

Patent Document
Cited in Search
Report

Patent Family Members

GB	1168476	DE	1512140	NL	6706828	US	3680053
----	---------	----	---------	----	---------	----	---------

US	4063220	CA	1056510	CH	615286	DE	2557896
		FR	2306478	GB	1517566	IT	1052088
		JP	51114804	NL	7515217	SE	7514708

END OF ANNEX